back-arrow Go back to Linux on Xilinx FPGA Tutorials

Xilinx EDK 10.1, Virtex-II PRO XUP Board



Hardware Prerequisites

  • Required: XUP Virtex-II PRO evaluation board, sold by Digilent Inc.

  • Required: KVR266X64C25/256 256MB DDR RAM module, sold by Digilent Inc. (and other vendors). NOTE: You have to press down very firmly to insert the memory card; Make sure its key hole is lined up and then press down hard until the side clips snap into the DIMM.

    WARNING: Digilent also sells a 512MB module. This will not work. You must have the specific 256MB module for this tutorial.

  • Optional: Compact Flash card

Good, properly inserted DIMM (the DIMM is pressed down and the clips are snapped into the sides):


Bad, improperly inserted DIMM (the DIMM needs to be pressed down further until the clips can snap into the sides):


This figure shows the XUP board with the 256MB DIMM and Compact Flash card installed:


Software Prerequisites

  • EDK 10.1 SP3 must be installed. (SP2 is insufficient because it does not contain specs for the DDR RAM module)

  • Download This file is used by the EDK Base System Builder for the XUP board. This file can be downloaded from:

    Unzip it using the following command:

    unzip -d lib_xupv2p_edk_10_1_sp3
  • Download the device tree generator:

    mkdir edk-project
    git clone git://
    mv device-tree/bsp edk-project
  • It will be assumed that your directory layout for the project will be like this:

    edk-project/system.xmp     - The EDK project file
    edk-project/bsp            - The device tree generator
    edk-project/...            - (other EDK project files)
                               - The location of the compiled bitstream
                               - The location of the generated device tree
    lib_xupv2p_edk_10_1_sp3/   - Contents of

Create a New Project

  1. Launch a new XPS session and choose "Base System Builder wizard":
  1. Choose a location for the project file, "system.xmp":
  1. Set "Project Peripheral Repositories" to the contents of "":
  1. Select "I would like to create a new design":
  1. Select "XUP Virtex-II Pro Development System":
  1. Click "Next" (accepting defaults):
  1. Increase the CPU frequency to 200 MHz. Enable the cache:
  1. Increase the RS232 baud rate and select "Use interrupt" for each peripheral:
  1. Click "Next" (accepting defaults):
  1. Choose 16 kB of RAM (or more). Do not choose 8 kB, as this is not supported by the Virtex-II PRO. You must have BRAM so that the bootloop can be stored at address 0xfffffffc:
  1. Choose to enable ICache and DCache for DDR_SDRAM. (This causes the wizard to insert "XCache_EnableICache" and "XCache_EnableDCache" calls into the TestApp C code, later):
  1. Click "Next" (accepting defaults):
  1. Click "Next" (accepting defaults):
  1. Click "Next" (accepting defaults):
  1. Click "Generate":
  1. Now, you have an almost ready-to-build system-on-chip project as shown here:
  1. The next step is to turn on double buffering (aka "ping-pong" buffers) for the xps_ethernetlite core (double click on "Ethernet_MAC" from the "System Assembly View"):
  1. Build your project (Choose the menu option: "Device Configuration: Update Bistream").
  2. Build and run the TestApp programs to do a basic checkout of your board.
  3. Generate the Linux device tree. When you are done running basic software tests, it is time to reconfigure EDK to generate a Linux device tree. Click the menu "Software: Software Platform Settings..." and then choose "device-tree" as the OS (Note: if you do not see this option, it is because you did not copy the device tree generator as described in the section Software Prerequisites):
  1. Set "console device" to your UART. Update "bootargs" to include "console=ttyUL0":
  1. Click "OK" to finish with Software Platform Settings

  2. Generate the device tree by clicking the menu: "Software: Generate Libraries and BSPs". The following file will be created inside your EDK project directory:


    This file (xilinx.dts) will be used to help build Linux (which is described in the next tutorial).

    This file is a plain text file and you are encouraged to open in it and have a look. It's contents look something like this excerpt:

    / {
      #address-cells = <1>;
      #size-cells = <1>;
      compatible = "xlnx,virtex405", "xlnx,virtex";
      model = "testing";
      DDR_SDRAM: memory@0 {
        device_type = "memory";
        reg = < 0x0 0x10000000 >;
      } ;
      chosen {
        bootargs = "console=ttyUL0 root=/dev/ram";
        linux,stdout-path = "/plb@0/serial@84000000";
      } ;
      cpus {
        #address-cells = <1>;
        #cpus = <0x1>;
        #size-cells = <0>;
        ppc405_0: cpu@0 {
          clock-frequency = <200000000>;
        } ;
      } ;
      plb0: plb@0 {
        #address-cells = <1>;
        #size-cells = <1>;
        compatible = "xlnx,plb-v46-1.03.a", "simple-bus";
        ranges ;
        Ethernet_MAC: ethernet@81000000 {
          compatible = "xlnx,xps-ethernetlite-2.00.b";
          device_type = "network";
          interrupt-parent = <&xps_intc_0>;
          interrupts = < 1 0 >;
          local-mac-address = [ 02 00 00 00 00 00 ];
          reg = < 0x81000000 0x10000 >;
          xlnx,duplex = <0x1>;
          xlnx,family = "virtex2p";
          xlnx,rx-ping-pong = <0x1>;
          xlnx,tx-ping-pong = <0x1>;
        } ;
        RS232_Uart_1: serial@84000000 {
          clock-frequency = <100000000>;
          compatible = "xlnx,xps-uartlite-1.00.a";
          current-speed = <115200>;
          device_type = "serial";
          interrupt-parent = <&xps_intc_0>;
          interrupts = < 2 0 >;
          port-number = <0>;
          reg = < 0x84000000 0x10000 >;
          xlnx,baudrate = <0x1c200>;
          xlnx,data-bits = <0x8>;
          xlnx,family = "virtex2p";
          xlnx,odd-parity = <0x0>;
          xlnx,use-parity = <0x0>;
        } ;
      }  ;
    }  ;


Files for download: